

FIG. 1

Prior Art




FIG. 2






FIG. 4




FIG. 5

Timing






FIG. 7

MODE 1





FIG. 8

MODE2




↑  
END1



FIG. 9


MODE3



↑  
END1

FIG. 10

MODE4



↑  
END1

FIG. 11




FIG. 12




FIG. 13





FIG. 14



SELECTOR: Address Increment : a

Address Decrement : b

FIG. 15A




FIG. 15B




FIG. 15C




FIG. 16






FIG. 17






FIG. 19






FIG. 21A




FIG. 21B




FIG. 22




FIG. 23




FIG. 24






FIG. 25




FIG. 26




FIG. 27




FIG. 28




FIG. 29A




FIG. 29C

	RESET1 (Main)	RESET2 (CMD DEC)	RESET3 (BIST)
S1	○	○	○
S2	○	X	○
S3	○	○	X

○ Reset Signal Generation




FIG. 29B

FIG. 30

